Welcome![Sign In][Sign Up]
Location:
Search - JPEG FPGA

Search list

[VHDL-FPGA-Verilogiquant

Description:
Platform: | Size: 13312 | Author: caesar | Hits:

[VHDL-FPGA-Verilogrle

Description: 用于FPGA的变长编码算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。-Variable-length encoding for FPGA HDL coding algorithms, including VHDL and Verilog code. Can be used in JPEG and MPEG compression algorithms.
Platform: | Size: 4096 | Author: caesar | Hits:

[VHDL-FPGA-Verilogzigzag

Description: 用于FPGA的Z变化算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。-脫脙脫脷FPGA渭脛Z 卤 盲 禄炉 脣茫 篓 渭脛HDL 卤 脿脗毛 拢 卢 掳 眉脌 篓 VHDL 录 掳 Verilog
Platform: | Size: 7168 | Author: caesar | Hits:

[Picture Viewerjpeg_rgb

Description: 这是JPEG图像压缩的RGB转换的源代码,其中还包括了它的仿真测试代码,希望能帮助到大家。-This is the JPEG image compression of RGB conversion source code, including its simulation test code, hoping to help you.
Platform: | Size: 3072 | Author: mary | Hits:

[Embeded-SCM Developejpgl-dev-0.251.tar

Description: 经过优化的嵌入式系统开源JPEG编解码库;-An open source JPEG codec library optimized for embedded system, including both encoder and decoder. Compact, optimized for specific hardware, easy to be ported to various embedded OS, ESL tools like Handel-C, multi-processor systems and FPGA
Platform: | Size: 178176 | Author: huang | Hits:

[Compress-Decompress algrithmsDCT_2D

Description: 二维DCT,FPGA实现JPEG压缩中的二维DCT-dct
Platform: | Size: 3072 | Author: paladin | Hits:

[VHDL-FPGA-VerilogFPGA_image

Description: fpga实现图像处理,JPEG标准下图象压缩,VHDL语言编程。-fpga implementation image processing, JPEG image compression under the standard, VHDL language programming.
Platform: | Size: 295936 | Author: xiangchuiyi | Hits:

[VHDL-FPGA-VerilogChapter6-9

Description: 第六章到第九章的代码 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例模块相应的Testbench,所举实例具有很强的实用性和代表性,每个实例均给出了介绍、功能分析、程序代码和结果演示。-Chapter VI to Chapter IX of the code in this book through more than 100 module instance, explain in detail the Verilog HDL programming language, the book is divided into 13 chapters, covering basic concepts VerilogHDL languages, modeling, synchronous design, asynchronous design, functional verification, etc. Examples include a variety of adder/counter, multiplier/divider, encoders/decoders, state machines, SPIMaster Controller, I2C Master controller, CAN ProtocolController, Memory modules, JPEG image compression module, encryption module, ATA controller, 8-bit RISC-CPU, etc. and the various instances of the corresponding module Testbench, The examples are highly practical and representation, each instance of it all gives the introduction, functional analysis, program code and results presentation.
Platform: | Size: 6281216 | Author: xiao | Hits:

[VHDL-FPGA-Verilogmjpeg-decoder_latest.tar

Description: 基于fpga实现的硬件jpeg格式图片的解码器-jpeg decoder based on FPGA
Platform: | Size: 32019456 | Author: zhang jack | Hits:

[VHDL-FPGA-Verilogdct

Description: JPEG Compression and Ethernet Communication on an FPGA
Platform: | Size: 44032 | Author: Dang Tien Dat | Hits:

[VHDL-FPGA-VerilogFPGA_JPEG_discode

Description: FPGA设计的JPG解码器的设计经典,是JPG解码器设计的指导与方法技术的全面的资料-JPG decoder FPGA design design classics, is the JPG decoder design guidance and comprehensive information on methods and techniques
Platform: | Size: 563200 | Author: mxc | Hits:

[VHDL-FPGA-Verilog10.1.1.124.489

Description: fpga coprocessing in jpeg
Platform: | Size: 1426432 | Author: Nagarjuna | Hits:

[DSP programdm642-jpegdemo

Description: 用于TI dm642平台的jpeg压缩程序-Platform for TI dm642 jpeg compression program
Platform: | Size: 356352 | Author: 唐迪 | Hits:

[VHDL-FPGA-VerilogJPEG-decoding

Description: 基于FPGA的JPEG解码算法的研究与实现,对开发JPEG编解码算法有参考价值-FPGA-based JPEG decoding algorithm and implementation of JPEG decoding algorithm on the development of a reference value
Platform: | Size: 3472384 | Author: lj | Hits:

[VHDL-FPGA-VerilogEmbedded-JPEG-Codec-Library

Description: An open source JPEG codec library optimized for embedded system, including both encoder and decoder. Compact, optimized for specific hardware, easy to be ported to various embedded OS, ESL tools like Handel-C, multi-processor systems and FPGA.
Platform: | Size: 163840 | Author: will | Hits:

[Compress-Decompress algrithmsfpga-jpeg

Description: JPEG硬件解码器设计 verilog实现-JPEG hardware decoder design verilog implementation
Platform: | Size: 103424 | Author: 小风 | Hits:

[Compress-Decompress algrithmsfpga-jpeg

Description: jpeg编码verilo语言的FPGA实现-jpeg encode fpga implement with verilog
Platform: | Size: 103424 | Author: xushuang | Hits:

[VHDL-FPGA-Verilogfpga-jpeg

Description: 包含DCT变换,RGB2YCBCR,JPEG等多个verilog代码及工程-Contains DCT transform, RGB2YCBCR, JPEG and many other verilog code and project
Platform: | Size: 122880 | Author: | Hits:

[Compress-Decompress algrithmsfpga-jpeg-Verilog

Description: jpeg ip核解码器,可以用来解码jpeg,verilog源代码-jpeg ip core for verilog HDL
Platform: | Size: 109568 | Author: wanghaiwei | Hits:

[VHDL-FPGA-Verilogfpga-jpeg

Description: fpga 实现 jpeg 编码,已在altera 公司fpga上测试通过。-jpeg encoder ,has been tested in altera FPGA
Platform: | Size: 103424 | Author: | Hits:
« 1 2 34 5 »

CodeBus www.codebus.net